Welcome to the Bahria University DSpace digital repository. DSpace is a digital service that collects, preserves, and distributes digital material. Repositories are important tools for preserving an organization's legacy; they facilitate digital preservation and scholarly communication.
| dc.contributor.author | Rohma Arshad, 01-133152-121 | |
| dc.contributor.author | Afrasiab Khan, 01-133152-011 | |
| dc.contributor.author | Ranif Waseem, 01-133142-119 | |
| dc.date.accessioned | 2020-08-24T10:45:01Z | |
| dc.date.available | 2020-08-24T10:45:01Z | |
| dc.date.issued | 2019 | |
| dc.identifier.uri | http://hdl.handle.net/123456789/9718 | |
| dc.description | Supervised by Dr. Atif Jafri | en_US |
| dc.description.abstract | Filter by name defines sorting or sifting through a certain entity. In the domain of signal processing they exist in two forms Finite Impulse Response (FIR) filters and Infinite Impulse Response (IIR) filters. These filters are implemented in countless applications in the domain of Digital Signal Processing (DSP). Digital Signal Processing (DSP) associates to the systems used for improving the consistency and the accuracy of digital communications. No entity exist a withholding ideal conditions, all communication mediums and signals contain some noise. Regardless the type of the signal or the type of information is conveyed, noise exists eternally in all situations. Engineers have always been striving for refining the signal-to-noise ratio in communications systems. The elementary goal of the project is to bring out a finite impulse response filter that works on a higher efficiency utilizing a decreased amount to resources. Along with effectiveness and decreased incomes the filter is made into a real-time programmable filter. This would let the user tune the specifications of the filter variously in actual time. The filtering would be upgraded to multiple channel and would allow the user to filter multiple input data streams consecutively. The FIR filter designed operates on a limited amount of resources requiring one multiplier and one adder to run the whole system, heavily reducing the utilization percentage of the FPGA kit and optimizing the system. | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Electrical Engineering, Bahria University Engineering School Islamabad | en_US |
| dc.relation.ispartofseries | BS (EE);P-0343 | |
| dc.subject | Electrical Engineering | en_US |
| dc.title | Real-Time Programmable FIR Filter (P-0343) (MFN 8556) | en_US |
| dc.type | Project Report | en_US |