Welcome to the Bahria University DSpace digital repository. DSpace is a digital service that collects, preserves, and distributes digital material. Repositories are important tools for preserving an organization's legacy; they facilitate digital preservation and scholarly communication.
dc.contributor.author | Shehla Noor | |
dc.date.accessioned | 2017-08-15T05:56:36Z | |
dc.date.available | 2017-08-15T05:56:36Z | |
dc.date.issued | 2002 | |
dc.identifier.uri | http://hdl.handle.net/123456789/4416 | |
dc.description.abstract | From the modest beginning in early 1984 at Gateway Design Automation, the Verilog hardware description language has become an industry standard as a result of extensive use in the design of integrated circuit chips and digital systems. Verilog came into being as a proprietary language supported by a simulation environment that was the first support r._: . ~ed-level design representations comprising switches, gates, RTL, and high levels of abstractions of digital circuits. This project is my first experience of digital designing. This is an accumulator-based microprocessor. First, the detailed architecture was designed, and then depending on that architecture Verilog coding was done. Although Memory based Microprocessors are better than Accumulator based, but as I was totally new to Digital Designs in Verilog, I preferred Accumulator based. It can support 11 instruction of ALU, 3 instructions of AGU and 3 instruction pipeline stages. All the instructions were tested and waveforms were generated. The report discusses all the phases of project. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Bahria University Islamabad Campus | en_US |
dc.relation.ispartofseries | BS (CS);P-0777 | |
dc.subject | Computer Sciences. | en_US |
dc.title | Simulation of 8-bit Microprocessor (Arthmetic Logic Unit) | en_US |
dc.type | Project Reports | en_US |