Implementation of Aho-Corasick String Matching Algorithm on FPGA

Welcome to DSpace BU Repository

Welcome to the Bahria University DSpace digital repository. DSpace is a digital service that collects, preserves, and distributes digital material. Repositories are important tools for preserving an organization's legacy; they facilitate digital preservation and scholarly communication.

Show simple item record

dc.contributor.author USAMA BIN ZAHID, 01-244181-025
dc.date.accessioned 2023-02-06T08:45:14Z
dc.date.available 2023-02-06T08:45:14Z
dc.date.issued 2020
dc.identifier.uri http://hdl.handle.net/123456789/14834
dc.description SUPERVISED BY DR. ATIF RAZA JAFRI en_US
dc.description.abstract A review of the existing pattern matching algorithms shows that the software-based solutions pertaining to pattern matching do not encounter today’s throughput network systems. Pattern matching is used to examine Ethernet packet contents against thousands of predefined malicious or suspicious patterns. To accelerate the throughput of pattern matching architectures, hardwarebased solutions are getting more popularity. In this thesis, pattern matching architecture of open source network intrusion and preventions system (Snort) is proposed and implementation on FPGA using Aho-Corasick algorithm. According to Aho-Corasick algorithm, while matching input string in one pass there are three possible transition states i.e. Goto, Failure and Output. The Aho–Corasick algorithm used for pattern matching of snort IP, HTTP and TCP packet keywords considering a standard Ethernet packet size of 1500Bytes. The achieved results are evaluated on Xilinx (ISE) design suit tool which indicates that throughput and number of rule sets in the projected mechanism is higher as compared to other approaches. Many previous works have been proposed in this domain, however, solutions for limited rules have been discussed. Moreover, rule set level parallelism study while considering trade-off among resource utilization, operational frequency and resulting throughput has not been discussed. In this thesis we have presented the results of parallel implementation of a rule sets while dividing rule set into small sub-sets. A comparison of FPGA resources, operation frequency and throughput is also presented to evaluate parallelism efficiency of proposed architecture. It has been shown that throughput increases upto 27% by dividing rulesets into small subsets. en_US
dc.language.iso en en_US
dc.publisher Electrical Engineering, Bahria University Engineering School Islamabad en_US
dc.relation.ispartofseries MS(EE);T-1978
dc.subject Electrical Engineering en_US
dc.title Implementation of Aho-Corasick String Matching Algorithm on FPGA en_US
dc.type MS Thesis en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account