Loop Unrolling

Serial Assembly Optimizer for a VLIW Processor

Submitted by Qudsia Zaidi (992CS094)





Supervised by Mr. Jehanzeb Ahmed

A report submitted to the department of Computer Science, Bahria Institute of Management and Computer Sciences, Islamabad. In partial fulfillment of requirement for the degree of BCS

Department of Computer Sciences,
Bahria Institute of Management and Computer Sciences, Islamabad.
University of Peshawar, Peshawar.

Abstract

We present a *Serial Assemble Optimizer* (*SOA*) for the Media Engine (ME-2), being developed in Communications Enabling Technology (CET). The SOA works in collaboration with the already coded module that takes the C code and converts it into the serial assembly, referred hereon as Front-end Serial Assembly Generator (FSAG). CET has only implemented a minimal functionality prototype of FSAG, whereas in actuality the GNU C compiler is being used as the serial code generator on the backend. Our project scope is the Serial Assembly Optimizer (SAO), which takes the serial code generated by the FSAG and makes use of advanced optimization techniques to generate a parallel, and optimized code.

Table of Contents

Abstract	3
Acknowledgements	4
Table Of Contents	5
Section one	9
Introduction	9
I- Hand Optimization Techniques are not Scalable	10
II- Hand-Optimized Code is not Portable	10
	11
Chapter 1	12
Introduction To The Dissertation	12
1.1) Purpose of Dissertation	12
1.2) Scope of Dissertation	12
1.3) Layout of the Dissertation	
Chapter 2	14
Project Description	14
2.1) Description	14
2.2.1) Modular Approach	15
2.2.3) Serial Assembly Optimizer	15
2.3) Life Cycle Model	16
2.3.1) PHASES	10
2.3.2) FSAG	17
2.3.3) SAO	
Section two	18
Background Knowledge	18
Chapter 3	19
ME-2 Architecture	19
3.1) Introduction	19
3.2) VLIW Architecture	20
3.2.1) Terminology	
3.2.2) Principles Behind VLIWs	23 23
3.2.2.1) Datapaths	23
3.2.2.3) Functional units	24
3.3.1) Central Processing Unit (CPU)	26
3.3.2) Internal Memory	27
3.3.3) TXP/RXP Pipeline	2/
3.4) Instruction Set Overview	27 27
o i) mandedon rypes _	

3.4.1.1)	AGU Instructions	28
3.4.1.2)	DataPath Instructions	28
3.4.2) Re	egisters	28
3.4.3) Ad	ddressing Modesse of data pointer registers	28
3.4.4) Us	se of data pointer registers	29
3.4.5) Ex	kecution Block Packet Composition	29
3.4.6) VI	LIW Grouping Restrictions	30
3.4.7) Lo	poping restrictions	31
3.4.8)	onditional Execution	32
	atencies	
Chapter 4		34
Optimization	s Techniques	34
4.1) Parall	elism in Programs	34
	oarse-grain parallelism	
	ine-grain of Instruction Level Parallelism	35
4.2) Types	of Optimizations	35
4.2.1) 0	lassical Optimizations	36
4.2.2) S	uperscalar Optimizations	36
4.2.3) N	luitiprocessor Optimizations	37
4.3) Deper	ndence Analysis	38 38
4.3.1) K	esource Dependencies	30
4.3.2)	control Dependencies	39
4.3.3) L	Pata Dependencies	40
4.5.4)	Compilers	41
4.5) Ontin	Compilersization Techniques For a VLIW Compilers	42
451) 7	race Scheduling	42
4.5.2)	Software Pipelining	42
4.5.3) L	oop Unrolling	60
4.5.4) F	Register Scheduling	63
Section three		68
	fications	72
	mications	
Chapter 5		74
	d Design Specification	74
- /	onmental Model	74
5.1.1) 8	Statement of Purpose	74
5.1.2)	Context Diagram	75
5.2) Data	Flow Diagrams	76
	ess Specification	78
5.3.1)	Dependence Analysis (2.1)	
5.3.2)	Loop Unrolling (2.2)	78
5.3.3)	Software Pipelining and Scheduling (2.3) Low-Level Optimization (1.2.3)	79
5.3.4)	Code Generation (1.2.4)	79
5.4) Use (Code Generation (1.2.4)	80
5.41) 036 0	Case Diagram	81
5.4.1)	lea ('aca Description	81
54211	Serial Assembly Optimization	81
5.5) Class	Relationship Collaborators	82
5.6) Class	Relationship Diagram	86
5.7) Sequ	ence Diagrams	87
5.7.1) \$	Serial Assembly Optimization	87
	—Attributes, Methods	88

Section f	four	97
Results a	and Conclusion	97
I- Re	esults	97
11-	Analysis and Conclusions	100
111-	Future Recommendations	101
Appendix	x A	103
Serial As	ssembly Format	103
A-1)	Register Allocation	104
A-2)	For Loops	104
A-3)	If else and Predicated Execution	106
A-4)	Auto Correlation	106
Index		112
Reference	ces	114