

Simulator 1.0
For
DSP Raptor Core



By

Syed Tahir Hasnain
M.Sc. Computer Sciences

Submitted in partial fulfillment of the requirements for the Degree of Master
of Computer Sciences.

Bahria Institute of Management and Computer Sciences (BIMCS)

Islamabad (Pakistan)

Septmeber, 2000

Table of Contents

Acknowledgment	7
Abstract	8
Chapter 1: Introduction	9
1.1 Introduction	10
1.2 Project Significance	11
Chapter 2: Overview of Technology	13
2.1 Overview	14
2.2 What is Digital Signal Processing	14
2.3 Constituents Components of DSP	16
2.4 Advantages of Digital Signal Processing	17
2.5 Usage of Digital Signal Processing	19
2.6 Simulation	20
2.7 DSP Simulators	21
Chapter 3: System Design	24
3.1 Introduction	25
3.2 Raptor Core Architecture	25
3.2.1 Basic Features of Raptor Core	26
3.2.1.1 Program Sequencer	27
3.2.1.1.1 Fetch Stages	28
3.2.1.1.2 Dispatch Stage	29
3.2.1.1.3 Decode Stage	31
3.2.1.1.4 Execute Stage	31
3.2.1.2 Pipeline Behavior	33
3.2.1.3 The Execution Unit	40
3.2.1.4 Address Calculation Units	43

3.2.1.5	ESPC & Signal Processing Core (SPC)	46
3.2.1.6	Bus Architecture	50
3.2.1.7	Raptor Core Scalable Architecture	52

3.3	System Objective	52
3.4	Requirements Specification	54
3.5	Design Specifications	56
3.5.1	Classes & Hierarchies	56
3.5.2	Use Case Diagram	59
3.5.3	Class Diagram	60
3.5.4	Deployment Diagram	64

Chapter 4: Evaluation & Future Design **65**

4.1	Web Simulators	66
4.2	Future Efforts	67
4.3	Final Words	71

References **72**

Appendix A: Product Snap shot **76**

Appendix B: Project Metrics **90**

Appendix C: Technical Documentation **95**

Abstract

The purpose of this documentation is to describe the design and implementation of a 16-bit Fixed-Point DSP (Digital Signal Processor) Simulator. It describes the importance and effects of digital technology on our world along with a brief introduction of my project and its significance with respect to Pakistan Software Exports. Then this documentation provides a comprehensive overview of DSP technology as well as the fundamentals of DSP Simulation along with the system architecture.

At the end I encompass the future aspects of DSP Simulation and goals achieved by this system.