

**DESIGN OF MODULAR MULTILEVEL CONVERTER FOR
ENHANCEMENT OF ELECTRICAL ENERGY EFFICIENCY IN
SMART GRID SYSTEM**



FAZAL MUHAMMAD

02-281191-001

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Doctor of Philosophy (Electrical Engineering)

Department of Electrical Engineering

BAHRIA UNIVERSITY ISLAMABAD

FEBRUARY 2025

Approval for Examination

Scholar Name: Fazal Muhammad.


Registration No.: 02-281191-001.

Programme of Study: PhD (Electrical Engineering).

Thesis titled Design of Modular multilevel converter for enhancement of electrical - energy efficiency in smart grid system".

To the best of my knowledge, I hereby certify that the scholar has completed his PhD thesis and is suitable for submission for examination. A plagiarism test has been conducted for the scholar's research thesis using HEC-prescribed software, and the similarity index is 19%, which is within the limit specified for PhD thesis by the HEC. The thesis is also in the format of a PhD thesis accepted by Bahria University.

Supervisor's Signature: _____



Date: 19/2/25

Name: Prof. Dr. Haroon Rasheed

Author's Declaration

I, Fazal Muhammad hereby state that my PhD thesis titled "Design of Modular multi-level converter for enhancement of electrical energy efficiency in smart grid system" is my own research work and it has not been submitted previously for taking any degree to Bahria University or any other university in the world. My PhD degree may be withdrawn or cancelled at any time if my statement is found to be incorrect even after graduation.

Name of scholar: Fazal Muahmmad.

Date: February 13, 2025.

Plagiarism Undertaking

I, solemnly declare that the research work presented in the thesis titled “Design of Modular-multilevel converter for enhancement of electrical energy efficiency in smart grid-system” is only my own research work with no contribution from anyone else. Every small contribution or help has been acknowledged in the thesis, and I have written the entire thesis myself. I understand that HEC and Bahria University have a zero-tolerance policy for plagiarism. Upon submission of this thesis, I declare that no portions of my thesis are plagiarized, and all references used are properly cited. My PhD degree may be revoked/withdrawn by the university if any formal plagiarism is found in my above-titled thesis even after I have received my PhD. I further acknowledge that HEC and the University have the right to publish my name on the website that displays names of scholars who have submitted plagiarized research thesis.



Scholars Name: Fazal Muahmmad

Copyright © 2025 Fazal Muhammad
all right reserved

Acknowledgement

I am grateful to my PhD thesis supervisor, Prof.Dr. Haroon Rasheed, for his endless support, stimulating suggestions, and encouragement during my entire PhD research work. His kind and positive attitude contributed a vital role in the journey of my research work and during my overall Doctoral Engineering Program at Bahria University Karachi Campus, Pakistan.

I am also thankful to my research advisory committee members Dr. Muhammad Raza and Dr. Abdul Qadir for their courageous and useful technical suggestions during my entire Doctoral research work at Bahria University Karachi Campus, Pakistan.

I am solemnly thankful to the Higher Education Commission (HEC) of Pakistan for financial support during my doctoral studies. Without the financial support of the Higher Education Commission of Pakistan, this research work would not have been possible.

I, therefore, would like to thank all faculty members and friends at BUCK and BUIITEMS, Quetta for their endless support during my studies. I also solemnly appreciate the patience, sacrifice and support of my family during my entire Doctoral Engineering Program.

I also owe my deepest regards to Prof.Oriol Gomis-Bullmunt, Dr. Eduardo Prieto-Araujo, Dr. Daniel Westerman Spier, and administrative staff of the School of Industrial Engineering of Barcelona (SEIB), Technical University of Catalonia (UPC), Barcelona, Spain for their support during my stay in Spain for research collaboration with UPC Barcelona.

Abstract

Power distribution networks frequently experience power quality issues due to transient voltage sag originating from the upstream grid. Voltage sag is one of the major concerns of modern industry, as it can interrupt sensitive electrical loads and in the worst case cause production problems. Various technologies are used to mitigate power quality issues due to transient voltage sag such as DVR, SVC, and UQPC but they increased the complexity and cost of the system. MMC is a state-of-the-art power electronics-based technology with outstanding features of power quality and low cost. The aim of this thesis is to explore the feasibility of the power quality conditioning system based on a back-to-back Modular Multilevel Converter (MMC) to overcome voltage sag and ensure satisfactory power delivery to the distribution network. In this thesis, an MMC is designed to mitigate voltage sag due to symmetrical and asymmetrical faults in the upstream AC grid using the integrated energy of its sub-modules. In addition, the designed MMC is highly scalable and reliable, having low harmonic distortion and reactive power support. The significant outcomes of the proposed MMC-based voltage sag mitigation are cross-referenced with the other methods adapted for voltage sag mitigation in the literature. The designed converter is also one of the best options for future DC grids due to its many advantages. The designed converter is fault-tolerant and meets the challenges of Fault Ride-through (FRT) capability to avoid short-term outages caused by faults in AC or DC networks. In this research, a Fault Ride-through (FRT) strategy is proposed by converting 10% redundant submodules to full-bridge submodules during a fault scenario. The proposed strategy is framed in conjunction with the DC circuit breaker to accomplish economically viable operations and respond quickly to the system during the pole-to-pole and pole-to-ground DC faults. It is concluded that the proposed FRT strategy is economically viable. Moreover, the power loss of semiconductor devices within the submodules of the designed MMC, losses of the IGBT module, and the free-wheeling diode are analyzed when the switching frequency, power factor (p.f) and modulation index of the system are changed. The

power losses of MMC have been examined for the four-quadrant operations i.e. inverter (inductive), rectifier (inductive), rectifier (capacitive), and inverter (capacitive). The evaluation of the power losses has been carried out employing PLECS to examine the losses of the designed MMC. In addition, the power loss of the designed MMC is compared with the power loss of the other conventional MMCs. It is concluded that the power losses of the designed MMC are less than those of the other conventional MMCs. Finally, it is concluded that the contributions of this research can be used in many practical and industrial applications. In terms of industrial specifications, this research meets the power quality requirements of industrial load for its efficient and economical operation meeting power quality standards. It provides a FRT strategy that economically overcomes the short-term outages caused by faults in AC and DC distribution networks. It can also be used for HVDC Back-to-back systems operating in islanded mode.

Table of Contents

Chapter	Title	Page
	APPROVAL FOR EXAMINATION	i
	AUTHORS'S DECLARATION	ii
	PLAGIARISM UDERTAKING	iii
	ACKNOWLEDGMENT	v
	ABSTRACT	vi
	TABLE OF CONTENTS	viii
	LIST OF FIGURES	xiv
	LIST OF TABLES	xx
	NOMENCLATURE	xxi
	LIST OF SYMBOLES	xxiii
1	INTRODUCTION	1
	1.1 Current context	1
	1.2 Power Quality issues in Distribution system	4
	1.2.1 Causes of Voltage sag	5
	1.3 Motivation	5
	1.3.1 Problem statement	7
	1.3.2 The Modular Multilevel Converters	8
	1.3.3 Research Objectives	10
	1.3.4 Thesis outline and contributions	10
2	LITERATURE REVIEW	15
	2.1 Background	15
	2.1.1 Voltage sag	16
	2.1.2 Voltage sag mitigation based on various technologies in distribution grid	18

2.1.2.1	Dynamic voltage restorer (DVR)	18
2.1.2.2	Static VAR compensator (SVC)	19
2.1.2.3	Unified power quality conditioner	20
2.2	Line Commutated Converters (LCC)	21
2.2.1	Main elements of an LCC-HVDC System	24
2.2.2	Operation of 3-phase thyristor bridge	26
2.3	Six-pulse thyristor bridge	28
2.4	Twelve-Pulse bridge	30
2.4.1	Reactive power	31
2.4.2	Control System of LCC-HVDC	32
2.4.3	Capacitor Commutated Converters (CCC)	33
2.4.4	Thyristor valve	34
2.5	Voltage source converters	34
2.5.1	Main elements of a VSC-HVDC System	35
2.5.2	Control strategy of VSC-HVDC	38
2.5.3	Advantages of VSC-HVDC Systems over LCC-HVDC Systems	39
2.5.4	VSC-HVDC Converters	40
2.5.5	Two-level voltage source converters	40
2.5.6	3-level voltage source converters	42
2.5.7	Complication of voltage source converters	42
2.6	Modular Multi-level Converters	43
2.7	Components of MMC	45
2.7.1	Power semiconductors	45
2.7.1.1	IGBT Power module	46
2.7.2	Submodule capacitors	46
2.7.3	Arm inductors	47
2.8	Basic operation of Modular multi-level converters	48

2.9	Mathematical modelling	50
2.9.1	Output voltages of submodule	51
2.9.2	Arm voltage of MMC	52
2.9.3	Equivalent arm capacitance	52
2.9.4	Grid and differential currents	53
2.9.5	Voltage across series connected arm impedances	53
2.9.6	Equivalent EMF generated by converter	54
2.10	Half-bridge submodule type MMC	55
2.11	Double submodule	56
2.12	Full-bridge submodule (FBSM)	58
2.13	Clamped double-submodule	60
2.14	Cross-connected submodule (CCSM)	62
2.15	Fault handing capability of MMC	65
2.16	Power losses of MMC	67
2.17	Summary	70
3	RESEARCH METHODOLOGY	72
3.1	Background	72
3.1.1	Organization	73
3.2	MMC component design principles	73
3.2.1	DC-link voltage of MMC.	74
3.2.2	Submodule capacitance, C_{SM}	75
3.2.3	Determining of submodules per arm of MMC	76
3.2.4	Arm's inductance, L_{arm}	77
3.3	Proposed back-to-back MMC Description	78
3.4	Control System Modelling	82
3.4.1	Inner current controller when grid is balanced	82
3.4.2	Inner current controller under unbalanced grid conditions	84

3.4.3	Positive and negative sequence current control	85
3.4.4	Circulating current suppression control	86
3.4.5	Proposed control system with outer loop controllers	89
3.5	Simulation Results of MMC	92
3.5.1	Voltage sag mitigation strategy during asymmetrical fault	95
3.5.1.1	Energy storage of converter	96
3.5.2	Voltage sag mitigation strategy during symmetrical fault	99
3.5.2.1	Energy storage of converter	99
3.5.2.2	Response time	103
3.5.2.3	Iterative method for Tuning the gains	104
3.6	Summary	105
4	FAULT HANDLING PERFORMANCE OF MMC	107
4.0.1	Organization	108
4.1	System Description	108
4.2	Control Description and Modelling	112
4.2.1	Inner current controller MMC	112
4.2.2	Circulating current control of modular multilevel converter	113
4.2.3	Outer current controllers for MMC	116
4.2.4	Analysis of DC fault current when MMC is not blocked	118
4.3	Operating Characteristics of Modular Multilevel Converter System	120
4.3.1	Analysis of DC fault current when conventional MMC is blocked	121
4.3.1.1	DC fault management using Conventional MMC	121
4.3.2	Analysis of DC fault current using Proposed MMC	122
4.3.2.1	Operating principle of redundant FBSM	123

4.3.2.2	DC fault management using proposed DC FRT strategy	123
4.3.2.3	DC circuit breaker Operation	126
4.4	Results of the Simulation and Discussion	128
4.4.1	Fault interruption performance of the conventional versus designed MMC	129
4.4.2	Pole to pole faults and blocking of fault currents	130
4.4.2.1	Economic viability	132
4.4.2.2	AC and DC grid's transient voltages during pole-to-pole fault	133
4.4.3	Pole to ground faults and blocking of fault currents	134
4.4.3.1	AC and DC grid's transient voltages during pole to ground fault	135
4.4.4	AC FRT management of the designed MMC	137
4.4.4.1	Storage of energy in designed MMC	137
4.4.5	Scientific contributions	140
4.5	Summary	141
5	ANALYSIS OF POWER LOSS OF MODULAR MULTILEVEL CONVERTER	142
5.1	Background	142
5.2	Power Losses Evaluation	142
5.2.1	Categories of submodules losses	143
5.2.2	IGBT Power losses	144
5.2.3	Conduction power loss	146
5.2.4	Switching power loss	147
5.2.5	Reverse recovery power loss	148
5.2.6	The total power loss of a SM	148
5.2.7	Additional Losses	149
5.2.7.1	Total power loss of MMC	149
5.2.8	Analysis of the loss characteristics of the SM of MMC	150

5.2.9	Results of power loss analysis	151
5.3	Simulation Results	153
5.3.1	Possible states of the submodule	153
5.3.2	Power Flow Simulations	156
5.3.3	Active power flow injection	159
5.3.4	Quadrant operations and power loss of a SM	162
5.3.5	Efficiency of the MMC	165
5.3.6	Comparison of the power loss of Proposed MMC with conventional MMCs	167
5.3.7	Reasons for the reduced power losses of designed MMC	168
5.4	Summary	169
6	CONCLUSION AND FUTURE RECOMMENDATIONS	171
6.1	Conclusion	171
6.2	Contributions of proposed research	173
6.3	Implications of the research	174
6.4	Future recommendations	175
	Appendix A: Author's publications in journals and other publications	192
	Appendix B: dq0-Transformation theory	194
	Appendix C: IGBT module of Submodules of MMC	196

List of Figures

Figure	Title	Page
1.1	A growing importance of electricity generated from renewable sources.	2
1.2	European supergrid.	3
1.3	HVDC versus HVAC cost comparison.	3
1.4	Motivation.	7
1.5	Modular multilevel converter.	9
1.6	MMC is interface.	9
2.1	Dynamic voltage restorer-integrated AC grid system to mitigate voltage sag.	18
2.2	A SVC configuration to mitigate the voltage sag in AC grid system.	19
2.3	General configuration of UPQC for voltage sag mitigation in AC grid system.	20
2.4	An ASEA thyristor test valve (a). Courtesy of IEEE. An outdoor dead tank thyristor valve, Cabora-Bassa HVDC link (b). Courtesy of ABB.	23
2.5	LCC-HVDC transmission system.	24
2.6	Three-phase thyristor bridge.	27
2.7	Effect of the firing and commutation angles.	27
2.8	Rectifier or inverter operation depending by α .	28
2.9	Six-pulse thyristor bridge.	29
2.10	Twelve-pulse converter bridge.	30
2.11	DC output of the six and twelve-pulse converter bridge.	31
2.12	Control structure LCC-HVDC System.	32
2.13	Capacitor commutated converter.	33
2.14	Time line of HVDC transmission systems.	35
2.15	VSC based HVDC Transmission System.	36

2.16	P-Q diagram of VSC-HVDC System.	38
2.17	Overall control structure VSC based HVDC system.	38
2.18	Three-phase 2-level voltage source converter(VSC).	41
2.19	3-level voltage source converter(VSC).	42
2.20	Modular multilevel converter.	44
2.21	Isolated industrial IGBT module, 4.5 kV and 1.2 kA.	46
2.22	Submodule capacitor of MMC (4.0 mF, 2.65 kV).	47
2.23	(a).Real installation of two arm inductors (b). Section of the dry-type air-core reactor (b).	48
2.24	MMC with basic operation having four SMs per arm.	49
2.25	Power flow of a grid-connected Modular multilevel converter.	50
2.26	Equivalent circuit of MMC.	51
2.27	Submodule states and current paths.	55
2.28	A Double SM structure.	57
2.29	Double submodule and its Non-zero voltage levels.	57
2.30	Double submodule in bypass state	58
2.31	Structure of the FBSM.	58
2.32	Operation of full-bridge submodule with the capacitor status; (a) With the positive polarity (b) With the negative polarity; The status of the capacitor is removed in sub figure (c) and (d).	59
2.33	Full bridge submodule's fault mode states (a) Positive or (b) Negative polarity capacitors.	59
2.34	Clamped double-submodule (CDSM).	60
2.35	Operation of the converter when : (a) C_1 and (b) C_2 or (c) When state of C_1 and C_2 are series connected; (d) When state of C_1 and C_2 are bypassed.	61
2.36	(a) CDSM Operation with positive polarity, and (b) its operation with negative polarity.	62
2.37	Cross connected SM (CCSM).	62

2.38	Operation of the cross-connected submodule when : (a) capacitor connected with positive polarity or (b) connected with negative polarity.	63
2.39	Redundant states of cross-connected submodule while bypassing the capacitors.	64
2.40	States of cross-connected submodules during a fault condition.	64
3.1	Component design flow chart of Modular multilevel converter.	73
3.2	Submodule of MMC.	75
3.3	A detailed control system model of MMC-Rectifier and MMC-Inverter.	79
3.4	Equivalent circuit of MMC.	80
3.5	MMC inner current control loop.	83
3.6	MMC DSRF inner current control loop.	84
3.7	Control system.	85
3.8	Equivalent circuit of MMC for circulating current.	86
3.9	Circulating current controller of the converter.	88
3.10	Outer and inner control loop for MMC-Rectifier.	89
3.11	DC voltage control of MMC-Rectifier.	90
3.12	Outer and inner control loop for MMC-Inverter.	91
3.13	Active power control of Inverter.	91
3.14	Circulating current control of MMC.	92
3.15	Steady state operation of MMC-rectifier and MMC-inverter with SMs voltage, current, and capacitors voltage.	94
3.16	Upstream AC grid voltage sag of-60% magnitude.	94
3.17	Instantaneous energy in MMC-rectifier and MMC-inverter.	96
3.18	DC bus power.	97
3.19	Power is drawn from grid to feed rectifier.	98
3.20	Power delivered from MMC-inverter to load distribution system.	98
3.21	Inverter output voltage and current.	99

3.22	Upstream AC grid voltage sag of-60% magnitude.	100
3.23	Instantaneous energy in MMC-rectifier and MMC-inverter.	100
3.24	Power is drawn from grid to feed rectifier.	101
3.25	Power delivered from MMC-inverter to load distribution system.	101
3.26	Inverter output voltage and current.	102
3.27	Different voltage sag levels and patterns tested for different types of faults and inverter output voltage of the proposed model.	103
4.1	Control system model of the designed MMC for DC distribution networks.	109
4.2	Equivalent circuit of 3-phase MMC.	110
4.3	The Inner Current Control Loop (ICCL) of the Modular multilevel converter.	113
4.4	Equivalent circuit of 3-phase MMC.	114
4.5	Circulating current controller for Modular multilevel converter.	116
4.6	Inner and outer current control loop of designed MMC.	117
4.7	Circulating current control of MMC.	118
4.8	Modular multilevel converter topology.	119
4.9	Half bridge submodule (HBSM) states and paths.	121
4.10	FRT strategy for conventional MMC.	122
4.11	DC fault current through MMC.	124
4.12	Different state conditions of full bridge submodule (FBSM).	124
4.13	DC FRT strategy implemented for MMC.	125
4.14	DC circuit breaker topology.	126
4.15	Characteristics of the operation of DCCB.	127
4.16	SMs voltage, current and balanced capacitors voltages of designed MMC during steady state operation.	129
4.17	Arm current of MMC during a fault condition.	130
4.18	Interruption performance of both the conventional MMC and designed MMC during pole-to-pole fault.	131

4.19	Comparison of simulation results of our proposed DC FRT strategy and conventional FRT method.	132
4.20	Upstream AC grid and DC grid voltages during pole-to-pole fault in case of of the conventional and designed MMC.	133
4.21	Interruption performance of the conventional MMC and designed MMC during pole to ground fault.	134
4.22	Upstream AC grid and DC grid voltages during pole-to-ground fault in the event of the conventional and designed MMC.	136
4.23	Asymmetrical fault on upstream AC grid.	137
4.24	Instantaneous energy (p.u) of the designed modular multilevel converter.	138
4.25	Output power and DC voltage of the designed MMC.	139
5.1	Power losses classification of a submodule of Modular Multi-level Converter.	143
5.2	Loss distribution of IGBT.	144
5.3	Switching characteristics of IGBT.	145
5.4	Switching losses (W) of IGBT and free-wheeling diode (W) of a SM of the converter with changing switching frequency.	151
5.5	Conduction losses (W) of IGBT and free-wheeling diode (W) of a submodule of the converter with changing modulation index.	151
5.6	Conduction losses (W) of IGBT and free-wheeling diode (W) of a submodule of the converter with changing power factor.	152
5.7	Possible states of the submodule depending on the direction of arm current.	154
5.8	Upper arm current and state of submodule with positive arm current (right).	155
5.9	$IGBT_2$ current (above). Diode D_1 current (below).	155
5.10	Upper arm current and state of submodule with negative arm current (right).	156
5.11	$IGBT_1$ current (above) $Diode_2$ current (below).	156
5.12	Conduction power loss of $IGBT_1$, $IGBT_2$, $Diode_1$ and $Diode_2$.	157
5.13	Switching power loss of $IGBT_1$, $IGBT_2$, $Diode_1$ and $Diode_2$.	158

5.14	Total power loss of a cell of MMC.	159
5.15	Power loss of a submodule when $P=500$ MW, $Q=0$ MVAR.	160
5.16	Power loss of a submodule when $P=600$ MW, $Q=0$ MVAR.	160
5.17	Power loss of a submodule when $P=700$ MW, $Q=0$ MVAR.	161
5.18	Power loss of a submodule when $P=750$ MW, $Q=0$ MVAR.	161
5.19	Comparative power loss of a SM of MMC.	162
5.20	Quadrant I, $P = 500$ MW, $Q = 0$ M VAR, $PF = 1$.	162
5.21	Quadrant II, $P = -201$ MW, $Q = 486$ M VAR, $PF = -0.38$.	163
5.22	Quadrant III, $P = -486$ MW, $Q = -201$ M VAR, $PF = -0.92$.	163
5.23	Quadrant IV , $P = 201$ MW, $Q = -486$ M VAR, $PF = 0.38$.	164
5.24	Loss of MMC when it is operating in inverter and rectifier mode in all four quadrants.	165
5.25	Power loss of MMC at different active powers.	166
5.26	Efficiency of the MMC .	166
5.27	Loss comparison of the proposed and conventional MMCs.	168
B.1	dq0 transform displayed in stationary abc frame.	195
B.1	Characteristics of ABB-5SNA155E330305 IGBT.	196

List of Tables

Table	Title	Page
1.1	Comparison of various technologies used for power quality conditioning.	6
2.1	Grid codes of different countries for voltage drop and allowed time duration for it.	17
2.2	Comparative summary of the various technologies used for power quality conditioning.	21
2.3	Recent LCC-HVDC transmission system.	23
2.4	Comparative summary of the LCC and VSC.	43
2.5	Some projects that use MMC technology.	45
2.6	Switching states of half bridge.	55
2.7	Comparative summary of the different submodules of MMC.	65
2.8	Summarized literature review.	69
3.1	Control system model of the designed MMC for DC distribution networks.	77
3.2	Parameters of upstream AC, DC grid, and Modular multilevel converter.	93
3.3	Comparison of the response time of commonly employed and proposed control strategies for voltage sag mitigation.	104
3.4	Comparison of the commonly employed and proposed control strategies for voltage sag mitigation.	105
4.1	Designed MMC and DC distribution system parameters.	128
4.2	Comparison of the fault handling capabilities of the conventional and designed modular multilevel converter.	139
5.1	Characteristic parameters of the converter and power System.	153
5.2	Loss Comparison of the Proposed and other conventional MMCs.	167

Nomenclature

MMC	Modular Multilevel Converter
DVR	Dynamic Voltage Restorers
STATCOM	Static Synchronous Compensator
SVC	Static VAR Compensator
UPQC	Unified Power Quality Conditioner
ANFIS	Adaptive Neuro-Fuzzy Inference System
DSRF	Dual Synchronous Reference Frame
HVDC	High Voltage Direct Current
SG	Smart Grid
AMC	Adaptive Modulation and Coding
NLC	Nearest Level Control
HVAC	High Voltage Alternating Current
HVDC	High Voltage Direct Current
IEE	Institution of Electrical Engineering
LLC	Line Commutated Converters
CSC	Current Source Converters
ESCR	Effective Short Circuit Ratio
CCC	Capacitor Commutated Converters
IGBT	Insulated Gate Bipolar Transistor
PPL	Phase Locked Loop
SRF	Synchronous Reference Frame
DSRF	Dual Synchronous Reference Frame
HBSM	Half Bridge Submodule
FBSM	Full Bridge Submodule
FBSM	Full Bridge Submodule

RFBSM	Redundant Full Bridge Submodule
ACFRT	AC Fault Ride-Through
DCFRT	DC Fault Ride-Through
CCSC	Circulating Current Suppression Controller
ICCL	Inner Current Control Loop
OCCL	Outer Current Control Loop
WS	Working State
BS	Bypass State
BS	Blocking State
CS	Circulating Current
ICCL	Inner Current Control Loop
SL	Switching Losses
PLECS	Piecewise Linear Electrical Circuit Simulation
CDSM	Clamped Double Submodule
RRLD	Reverse Recovery Power Loss of Diode
COF	Co-efficient of Performance
APFI	Active Power Flow Injection
THD	Total Harmonic Distortion
PQCS	Power Quality Conditioning System
Dq0	Direct Quadrature Zero
SCR	Short Circuit Ratio
THI	Third Harmonic Injection

List of Symbols

ω	Frequency expressed in rad/s
N	Number of sub modules
L_{arm}	Inductance of arm
v_d	DC link voltage
C_{SM}	Submodule capacitor's capacitance
ω_r	Resonance frequency
m_a	Modulation index
EP	Energy to power ratio
v_u	Upper arm voltage
v_L	Lower arm voltage
P	Active power
Q	Reactive power
t_{ri}	Rise time
t_d	Delay time
t_{fv}	Voltage fall
E_{sw}	Switching energy loss
E_{on}	Turn ON energy loss
E_{off}	Turn OFF energy loss
R_c	On state resistance
R_d	Ratio of change in voltage over the change in the current
V_{nom}	Nominal voltage
K_g	Correction factor