

**HARDWARE PROGRAMMING OF FEED FORWARD NEURAL
CONNECTIONIST NETWORK**



SYED SHABBAR ALTAF

01-242182-010

A thesis submitted in fulfilment of the
requirements for the award of the degree
of Master of Science (Computer Engineering)

Department of Computer Engineering

BAHRIA UNIVERSITY ISLAMABAD

MAY 2021

THESIS COMPLETION CERTIFICATE

Student's Name: Syed Shabbar Altaf, Registration No. 01-242182-010 Program of Study: MS-CE Thesis Title: HARDWARE PROGRAMMING OF FEED FORWARD NEURAL CONNECTIONIST NETWORK.

It is to certify that the above student's thesis has been completed to my satisfaction and, to my belief, its standard is appropriate for submission for Evaluation. I have also conducted a plagiarism test of this thesis using HEC prescribed software and found a similarity index at 11% that is within the permissible limit set by the HEC for the MS/MPhil degree thesis. I have also found the thesis in a format recognized by the BU for the MS/MPhil thesis.

Principal Supervisor's Signature:



Date: 05/05/2021

Name: Dr. Khalid Javed

APPROVAL FOR EXAMINATION

Scholar's Name: SYED SHABBAR ALTAF, Registration No. 01-242182-010 Program of Study: MS(CE) Thesis Title: HARDWARE PROGRAMMING OF FEED FORWARD NEURAL CONNECTIONIST NETWORK.

It is to certify that the above scholar's thesis has been completed to my satisfaction and, to my belief, its standard is appropriate for submission for examination. I have also conducted a plagiarism test of this thesis using HEC prescribed software and found similarity index 19% that is within the permissible limit set by the HEC for the MS degree thesis. I have also found the thesis in a format recognized by the BU for the MS thesis.

Principal Supervisor's Signature



Date: 05/05/2021

Name: Dr. Khalid Javed

AUTHOR'S DECLARATION

I, **SYED SHABBAR ALTAF** hereby declare that I have written this thesis titled as **“Hardware Programming of Feed-Forward Neural Connectionist Network”** based on my efforts under the sincere guidance of my supervisor Dr Khalid Javed and seniors who have worked as pioneers in the field. All citations with references to all sources used in this thesis have been mentioned clearly. I certify that this work contains no material which has been submitted for the award of any thesis or any published material except where due references have been made in the text.

Author's Name: Syed Shabbar Altaf

Date: 04/05/2021

PLAGIARISM UNDERTAKING

I solemnly declare that research work presented in the thesis titled “**Hardware Programming of Feed-Forward Neural Connectionist Network**” is solely my research work with no significant contribution from any other person. Small contribution / help wherever taken has been duly acknowledged and that complete thesis has been written by me.

I understand the zero-tolerance policy of the HEC and Bahria University towards plagiarism. Therefore, I as an Author of the above titled thesis declare that no portion of my thesis has been plagiarized and any material used as reference is properly referred / cited.

I undertake that if I am found guilty of any formal plagiarism in the above titled thesis even after award of MS degree, the university reserves the right to withdraw / revoke my MS degree.

Author's Sign:



Author's Name: **Syed Shabbar Altaf**

*I would like to dedicate this thesis to my loving parents, my wife and pieces of
my heart my sweet sons . . .*

ACKNOWLEDGEMENTS

I am eternally grateful to Allah Almighty; the creator of all universes and everything that has ever existed. It would certainly have been impossible to complete this insurmountable task without his guidance. I could feel the divine help all along with my thesis. Indeed, it sounded an uphill task, but Allah was always there whenever I found myself in any blind alley.

I want to extend my heartiest love to my parents, and family as well as a deep respect to my colleagues, who always provided me with moral support and always encouraged me whenever I got stuck at any point. I want to thank my supervisor, **Dr Khalid Javed**, for his immense guidance that played an instrumental role in shaping up my dissertation work. Dr Javed taught me how to carry out research effectively and veritably he is the architect of this work and I want to give him maximum credit for that. I would also like to acknowledge the valuable inputs to my research from Dr Kamran Javed and Mr Rafiullah Khan.

Lastly, I want to pay my earnest gratitude to my parents, family, friends and colleagues who always boosted my morale, and they are the true heroes and equally deserve all the recognition and praise. There are certainly unsung heroes as well and I can't name them all, but I do like to take this opportunity to send my warmest regards to whoever played his part in making me what I'm today. I owe it to all of them.

ABSTRACT

This thesis deals with a top-down design methodology of a connectionist neural network-based upon parametric Verilog HDL description. To come off early in the design process, a high regular architecture was achieved. Then, the Verilog HDL parametric description of the network was realized. The description is the building block of the architecture and has advantages such as generic, flexible and could be easily modified as the dictates of user requirements. Hardware programming of the connectionist neural network becomes very interesting due to re-programmability features of application tools such as FPGA circuits. More precisely, the Verilog HDL based synthesis tools have become very popular due to the need-driven approach of today, to get a correctly working system in the first place. Moreover, the system has to be technology independent design having the capability of design reusability, the ability to experiment with several alternatives of the design, and economic factors such as time to market.

To this aim, the digital implementation of Feed-Forward Connectionist Network is proposed in this thesis using Verilog HDL synthesis tools. A new design methodology of ANNs based upon Verilog HDL synthesis of the network will be applied. The proposed architecture can be used in different Machine Learning applications such as Classification, Controls, Estimation, and Prediction, etc. The proposed methodology, however, is mainly focused on the Classification application and its illustration while using the FPGA as a tool. Further, the design is capable enough to be modified based on the dictates of the user requirements for any specific project proposed to achieve the results in the used cases in hand. The implementation of Feed-Forward Connectionist Network could then be driven from this as a take-off platform for subsequent development carefully tailored to meet the user demands.

Table of Contents

HARDWARE PROGRAMMING OF FEED FORWARD NEURAL CONNECTIONIST NETWORK	1
CHAPTER 1	14
INTRODUCTION	14
OVERVIEW OF NEURAL NETWORKS	14
MATHEMATICAL MODEL OF NEURON	15
ANN ARCHITECTURES	15
FROM ANN TO FPGAS	16
PROBLEM STATEMENT	18
THESIS FRAMEWORK AND CONTRIBUTIONS	18
CHAPTER 2	21
LITERATURE REVIEW	
ARTIFICIAL NEURAL NETWORK AND MATHEMATICAL MODEL:	21
COMMON TYPES OF TRANSFER FUNCTIONS (ACTIVATION FUNCTIONS):	23
STEP FUNCTION	24
LINEAR COMBINATION	25
SIGMOID FUNCTION	25
LEARNING OF A NEURAL NETWORK	26
FEED FORWARD (FF):	27
DIGITAL ARCHITECTURE OF ANN	28
ARTIFICIAL NEURAL NETWORK HARDWARE REALIZATIONS	28
CHAPTER 3	32
FPGAs	32
BASIC CONCEPT	32
BASIC FPGA ARCHITECTURE	33
XILINX FPGAs	33
PROGRAMMING FPGAs	33
DESIGN & DEVELOPMENT	33
DEVICE PROGRAMMING	34
VERILOG	34
GATE LEVEL	35
REGISTER–TRANSFER LEVEL RTL	35
BEHAVIOURAL LEVEL	36

VERILOG IMPLEMENTATION OF CONNECTIONIST NEURAL NETWORKS	36
CHAPTER 4	38
METHODOLOGY	38
STEP FUNCTION:	39
RAMP FUNCTION	39
SIGMOIDAL FUNCTION	41
FEED FORWARD NN	42
COMBINATIONAL LOGIC CIRCUIT	42
LOGIC GATES DESIGN USING FEED FORWARD CONNECTIONIST NETWORKS:	46
FULL ADDER USING CONNECTIONIST FEED FORWARD NETWORK	47
PATTERN CLASSIFICATION	48
CHAPTER 5	50
SIMULATIONS AND RESULTS	50
STEP FUNCTION	50
RAMP FUNCTION	51
SIGMOIDAL FUNCTION	53
FEED FORWARD CONNECTIONIST NETWORK WITH ONE HIDDEN LAYER USING STEP & SIGMOIDAL FUNCTION	56
COMBINATIONAL LOGIC CIRCUITS	58
FULL ADDER USING CONNECTIONIST NETWORK	59
PATTERN CLASSIFICATION	61
CHAPTER 6	65
CONCLUSION AND FUTURE WORK	65
CONCLUSION	65
FUTURE WORK	66
REFERENCES	67

List of Figures

- Fig. 1.1 Biological neuron
- Fig. 1.2 Structure of Biological Neuron and Mathematical Model
- Fig. 1.3 Neural Network Architecture
- Fig. 1.4 Illustration of Classification, Estimation and Prediction
- Fig. 1.5 Anvyl Spartan-6 FPGA Trainer Board
- Fig. 1.6 From NN to FPGA implementation and classification
- Fig. 2.1 Model of NN
- Fig. 2.2 Neuron Activation Function
- Fig. 2.3 Step Function
- Fig. 2.4 Linear Function
- Fig. 2.5 Sigmoid Function
- Fig. 2.6 Learning of a Neural Network
- Fig. 3.1 Inner structure of FPGA
- Fig. 3.2 Design Flowchart of FPGA
- Fig. 4.1 McCulloch-Pitts Model
- Fig. 4.2 Graphical representation of step, ramp and sigmoidal function
- Fig. 4.3 Neural Model with Ramp Function
- Fig. 4.4 Graph of ramp function
- Fig. 4.5 Logistic Sigmoid Activation Function
- Fig. 4.6 Neural model of one hidden layer using Step Function
- Fig. 4.7 CLC Circuit
- Fig. 4.8 Synthesis of CLC using Karnaugh diagram
- Fig. 4.9 CLC according to minimized equations using Karnaugh approach
- Fig. 4.10 OR Gate - Saturating Linear Activation Function
- Fig. 4.11 AND Gate- Hard Limit Activation Function

Fig. 4.12. XOR Gate -Sigmoid Activation Function

Fig. 4.13 Full Adder using logic gates

Fig. 4.14 Full Adder using FFCN

Fig. 4.15 Hebbian Learning Rule

Fig. 5.1 Top View of Step Activation Function

Fig. 5.2 Timing Diagram of Step Activation Function

Fig. 5.3 FPGA Implementation of Step Function

Fig. 5.4 Top View of Ramp Activation Function

Fig. 5.5 Timing Diagram of Ramp Activation Function

Fig. 5.6 FPGA Implementation of Ramp Function

Fig. 5.7 Top View of Sigmoid Activation Function

Fig. 5.8 Timing Diagram of Sigmoid Activation Function

Fig. 5.9 FPGA Implementation of Sigmoid Function

Fig. 5.10 FFCN with one hidden layer using step Activation function

Fig. 5.11 FFCN with one hidden layer using Sigmoid Activation function

Fig. 5.12 Top Level View of Combinational Logic Circuit using FFCN

Fig. 5.13 Timing Diagram of Combinational Logic Circuit using FFCN

Fig. 5.14 FPGA Implementation of Combinational Logic Circuit

Fig. 5.15 Top Level Diagram of Full Adder using FFCN

Fig. 5.16 Timing Diagram of Full adder

Fig. 5.17 FPGA Implementation of Full Adder

Fig. 5.18 Top Level View of Hebb's Classification Network

Fig. 5.19 Timing Diagram of Hebb's Classification Network

Fig. 5.20 FPGA Implementation of Hebb's Classification

List of Tables

Table 2-1 Suitable / unsuitable devices for implementing neural networks

Table 5-1 Results Comparison of the proposed implementation of neural Activation functions

Table 5-2 Resource usage one layer FFCN.

Table 5-3 Inputs and Outputs of T and J pattern

Table 5-4 Weight Updates

Table 5-5 Resource usage for Hebbs Classification Network